Abstmct-A general model for the transfer function of a multiphase CTD delay line is presented in the z-domain. It covers the widely used single-phase transfer function.
Here p is the number of transfer phases, iV is the number of delay elements (each built up of p transfer stages), and e is the small-signal charge transfer inefficiency of one transfer stage. The frequency response is obtained by substitution of z = exp (juT) into (1). T denotes the clock period and is equal to the sampling time interval; u is the circular signal frequency. 
Equation (1) instead of only at the end of a delay
The overall frequency response of a p-phase CTD delay line of i$l delay elements is then ,modeled by cascading Manuscript received March 1, 1978; revised July 25, 1978 . This research was partly prepared while the author was on a fellowship at the CNR-LAMEL, Bologna, Italy. The fellowship was granted by the ConsigHo Nazionale delle Ricerche, Italy, on the proposal of the Nether. The CTD delay line is a discrete time system, handling charge samples of an electrical input signal. In consequence, the charge packets usually are only defined at integer multiples of the sampling interval T (apart from a constant delay of the input stage).
Because in a p-phase CTD the charge samples are subjected to p transfers within one period T, the charge samples can physically also be identified .~t integer multiples of the delay time T1 per transfer stage, with TI = T/p.
Consider the nth delay element in a p-phase CTD.
It has been modeled as a sequence of P storage locations Cn, j, (1~i~P), which are connected by transfer stages. The charge qn,j stored at C'n,j has to be defined at the time sequences (lcT + jT1 ). The transfer of qn,j towards Cn,l+l takes place in the time interval (.W + jT1 ) < t < (~T + (j + 1) T1 ).
Physically, the small-signal charge packet qn,j consists, for the greater part, of free charge carriers, but a minor part maybe trapped in interface or bulk states. It is assumed that in Cn,i at time sequences kT + jT1, those states are occupied according to equilibrium with the total charge Q~+ qn,j (~T + WI ) in the charge packet [5] . The signal charge that has been trapped is immobile as long as it has not been emitted. After the charge packet has been transferred, a part e of qn, j remains at the storage location Cn,j. Now it is very likely that the occupancy of the interface and bulk states is not in equilibrium with the free charge carrier density, and in the period before the next charge packet arrives, emission of signal charge from those states is conceivable [51, [6] .
At the arrival of the next charge packet, a part of the originally trapped signal charge plus a part of the remaining free signal charge may still reside at Cw,j. The residing Part is defined as E.. The part of qn,j that flOWS backwards i (1 < i < p -1) storage locations before it is added to the next charge packet is defined as ei. It is assumed that no forward flow of the remaining charge occurs after the actual transfer of the signal charge packet finished.
Including Co it follows p-1
ei=e. (4) ico
For the sake of clearness and simplicity, it is further assumed that the sequentird transfer stages behave equally. The discussion above can be summarized in the following equation: In Fig. 1 This local well collects all the residing charge from this transfer and prevents any backward flow of charge. For three-and four-phase devices, a model without backflow of charge probably may be applied if the remaining signal charge mainly has been trapped in interface states. The above model is characterized by e = Co and ei = O for i > 1. Equation (7) now simplifies to
The associated schematic structure is shown in Fig. 2 . The overall transfer function of the CTD delay line is obtained by cascading piV transfer stages:
The modulus of the frequency response is now
The extra phase shift due to charge transfer inefficiency is '"(@T'= pNarctan(l~:::T)
In Fig. 3 the relative errors of the modulus and extra phase shift of the frequency response obtained by using (2) (3) and (4) are used instead of the multiphase expressions (7) and (8) (10) and (11) are shown as a function of e for a four-phase 1000-element CTD and for one four-phase delay element.
For uniform and small charge transfer inefficiencies, as they hold for representative modern CTD'S, (1), (2), and (3) can be seen as an admissible approximation, and the improvement obtained by using (9), (10), and (11) 
where lDO is a characteristic current; n is a slope factor; S is the geometrical shape factor of the transistor (effective width over effective length of the channel); Vs, VD, and VG are the source to substrate, drain to substrate, and gate to substrate voltages, respectively.
The slope factor n may be considered as a constant for transistors biased by similar values of VS. The same is true for the characteristic current IDO for transistors on the same chip. IDO however is very poorly controlled from batch to batch as an absolute value.
The upper limit of validity of (1) 
